

110739

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 912 020 A2

(12)

EUROPÄISCHE PATENTANMELDUNG

(43) Veröffentlichungstag:
28.04.1999 Patentblatt 1999/17

(51) Int Cl.⁶: H04L 25/06

Eingang bei ZPL

(21) Anmeldenummer: 98440228.9

03. MAI 1999

(22) Anmeldetag: 16.10.1998

Term.
Bearb.

(84) Benannte Vertragsstaaten:
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE
Benannte Erstreckungsstaaten:
AL LT LV MK RO SI

(72) Erfinder:
• Bülow, Henning, Dr.
70597 Stuttgart (DE)
• Schlag, Erwin
71665 Vaihingen (DE)

(30) Priorität: 25.10.1997 DE 19747249
18.02.1998 DE 19806682

(74) Vertreter: Rausch, Gabriele, Dr. et al
Alcatel
Intellectual Property Department, Stuttgart
Postfach 30 09 29
70449 Stuttgart (DE)

(71) Anmelder: ALCATEL
75088 Paris (FR)

(54) Entscheidungsverfahren mit adaptiven Schwellwerten

(57) Es wird ein Verfahren sowie ein rückgekoppeltes Filter zur Entzerrung von digitalen Signalen vorgeschlagen, wobei die Signale mit Schwellwertentscheidern, Multiplexern sowie einer Verzögerungseinheit 6, die ein verzögertes Signal zur Beschaltung des Multiplexers rückkoppelt, ausgebildet ist, wobei ein Eingangssignal 1 mindestens 4 Schwellwertentscheider 2

parallel durchläuft und die Ausgangssignale 3 der Schwellwertentscheider 2 von mindestens einem Multiplexer 4 auf die Verzögerungseinheit 6 geschaltet werden und die Verzögerungseinheit 6 aus mindestens zwei Verzögerungsstufen besteht, deren verzögerten Signale 9, 10 den mindestens einen Multiplexer 4 schalten.




Fig.1

EP 0 912 020 A2

Claims

1. A method for equalizing digital signals, wherein the received signal (1) is evaluated based on thresholds ($U_1...$), characterized in that a threshold decision is carried out with at least four threshold decision elements (2), wherein at least one multiplexer (4) connects the outputs of the threshold decision elements (2) to a subsequent delay logic (6), and that the at least one multiplexer (4) is connected to at least one regenerative output signal (9, 10) of the delay circuit (6) and the thresholds ($U_1...$) of the threshold decision element (2) are adaptively adjusted by way of a digital processor unit (12).

2. The method for equalizing digital signals according to claim 1, characterized in that the regeneration of the output signals of the delay circuit (6) is carried out in the data clock pulse c and the adjustment of the thresholds of the threshold decision elements (2) is carried out in a slower time frame.

3. A regenerative filter (14) for equalizing digitally transmitted signals, with threshold decision elements (2), multiplexers (4), and a delay logic (6), which regenerates a delayed signal for the switching of the multiplexer, characterized in that an input signal (1) travels in parallel through at least four threshold decision elements (2) and the output signals (3) of the threshold decision elements (2) are connected by at least one multiplexer (4) to the delay unit (6), and the delay unit (6) is comprised of at least two delay stages (7, 8), whose delayed signals (9, 10) switch the at least one multiplexer (4).

4. The regenerative filter (14) according to claim 3, characterized in that the thresholds can be adjusted by a signal processor (12) by way of measurement values of an external detection (13).

5. The regenerative filter (14) according to one of the preceding claims, characterized in that the delay unit (6) is comprised of a master-slave D flip-flop (7) and a latch flip-flop (8).

6. The regenerative filter (14) according to one of the preceding claims, characterized in that the delay unit (6) is a shift register, and a logic unit (5) selects the signal that is fed back to the multiplexer.

7. An employment of a regenerative filter (14) according to one of the preceding claims in a circuit

with filters that are connected in parallel and whose respective outputs are connected to the output line by way of a control signal (17), characterized in that the regenerative filter (14) is used in parallel with at least one linear filter (15) and/or at least one regenerative filter (14), wherein delay elements (16) compensate for varying signal propagation times.

8. The use of a regenerative filter (14) according to claim 7, characterized in that the thresholds of the regenerative filter (14) can be adaptively adjusted or can be fixed.

9. The use of a regenerative filter (14) according to one of the preceding claims, characterized in that the regenerative filter (14) is preceded by an analog filter.

10. The use of a regenerative filter (14) according to one of the preceding claims, characterized in that the preceding analog filter is adaptively regulated.

11. The use of a regenerative filter (14) according to one of the preceding claims, characterized in that in the filter combinations, regenerative filters with two threshold decision elements are also used.

12. An equalizing circuit (ADEQ) for digitally transmitted signals, with a regenerative filter (14) which includes at least one threshold decision element (2) that

is clocked by the signal clock pulse (C) and the input signal (1) of the equalization circuit, which signal is to be equalized, passes through this threshold decision element (2) and the threshold (SET) of this threshold decision element changes the output signal (11) of the equalizing circuit, characterized by means of a clock circuit (A), which detects the rising or falling edge of the input signal (1) by means of comparing the input signal (1) to a predeterminable threshold (U_s) and regenerates the signal clock pulse (C) by means of synchronizing with this edge.

13. The equalizing circuit (ADEQ) according to claim 12, characterized in that the clock circuit (A) includes a first circuit (MFLP) that compares the input signal (1) to the predeterminable threshold (U_s) in order to limit the amplitude of the input signal to a value range (U_{min} ; U_{max}) predetermined by the threshold, and detects the rising or falling edge of the amplitude-limited input signal within a predeterminable time window in order to generate output pulses (FP) of uniform duration (T_m).

14. The equalizing circuit (ADEQ) according to one of the preceding claims, characterized in that the clock circuit (A) includes a second circuit (PLL) that follows the first circuit (MFLP) and synchronizes the signal clock pulse (C) to the output pulses (FP) or filters a signal clock pulse frequency out of the output pulses.

15. The equalizing circuit (ADEQ) according to one of the preceding claims, characterized in that the first circuit (MFLP) is an edge-triggered mono-flop (MFLP), with

a dead time element (T_m) that delays the amplitude-limited input signal (1N) by the duration (T_M), which determines the magnitude of the time window and is smaller than half the bit duration of the input signal (1), with an inverter stage that inverts the time-delayed input signal (10), and with an AND gate that logically links the amplitude-limited input signal (1N) and the inverted, time-delayed input signal (10) to each other in order to generate the output pulses (FP).

16. The equalizing circuit (ADEQ) according to one of the preceding claims, characterized in that the second circuit is a phase-locked loop (PLL) that synchronizes itself to the output pulses (FP).

17. The equalizing circuit (ADEQ) according to one of the preceding claims, characterized by means of a detector circuit (13) which, in order to change the threshold (SET) of the at least one cyclical threshold decision element (2) containing the regenerative filter (14), compares the output signal (11) of the filter to the input signal (1) delayed by the filter passage time (T_{14}) and from this, derives a signal quality (U_{eye}) of the equalized output signal (11), which determines the threshold (SET).

18. The equalizing circuit (ADEQ) according to one of the preceding claims, characterized in that the detector circuit (13), which determines the eye diagram of the equalized output signal (11) and generates a voltage (U_{eye}) that changes in accordance with the eye opening and indicates the signal quality.

19. An optical receiver with an equalizing circuit (ADEQ) for digitally transmitted signals, that contains a regenerative filter (14) which includes at least one threshold decision element (2) clocked by the signal clock pulse (C), and the input signal (1) of the equalizing circuit, which signal is to be equalized, passes through this threshold decision element (2) and the threshold (SET) of this threshold decision element changes the output signal (11) of the equalizing circuit, characterized by means of a clock circuit (A), which detects a rising or falling edge of the input signal (1) by means of comparing the input signal (1) to a predeterminable threshold (U_s) and regenerates the signal clock pulse (C) by means of synchronizing with this edge.

20. The optical receiver according to claim 19, characterized in that the clock circuit (A) includes a first circuit (MFLP) that compares the input signal (1) to the predeterminable threshold (U_s) in order to limit the amplitude of the input signal to a value range (U_{min} ; U_{max}) predetermined by the threshold, and detects the rising or falling edge of the amplitude-limited input signal (1N) within a predeterminable time window in order to generate output pulses (FP) of uniform duration (T_M) and that the clock circuit (A) includes a second circuit (PLL) that follows the first circuit (MFLP) and regenerates the signal clock pulse (C) from the output pulses (FP) by synchronizing with its edges.

Method and Regenerative Filter for Equalizing
Digitally Transmitted Signals

The invention is based on a method and a regenerative filter for equalizing digitally transmitted signals in accordance with the independent claims.

In addition to attenuation, the signal dispersion of optical signals is the main limiting criterion that influences transmission paths and bit rates in fiber optic systems. The effects of dispersion and their limitations can be compensated for by means of suitable signal processing of the electrical signals obtained. In practical application, it is necessary to embody the signal processing adaptively since the dispersion effects of the fiber change over time. As a result of the dispersion effects, for example caused by polarization mode dispersion (PMD), there are overlaps of signal components with different polarizations. The signals are chronologically blurred due to these dispersion effects and

arrive in the optical receiver in a jumbled state. Nonlinear electronic filters are used for equalizing the signals in order to once more separate out the signals that arrive at the receiver overlapping one another due to dispersion effects. The published article "Adaptive Nonlinear Cancellation for High-speed Fiber Optic Systems" by Jack Winters and S. Kasturia, Journal of Lightwave Technology, Vol. 10, No. 9, July 1992, p. 971 ff. has disclosed a nonlinear electronic filter. In order to reduce the time problems with the analog regeneration in the nonlinear filter, two threshold decision elements with different thresholds are connected to each other in parallel. The results of the parallel connected threshold decision elements are combined by means of a controllable multiplexer. The embodiment represented in Fig. 7 on page 975 of the above-cited article uses two threshold decision elements, whose outputs are connected to a multiplexer. A D flip-flop and a feedback loop switch the multiplexer of the filter. Peripheral electronics determine the thresholds to be adjusted and store them by way of capacitors. The time constants of the threshold electronics are consequently fixed. With a nonlinear filter of this kind, signals can be equalized when the delays between the slow and rapid signal components vary within a time pulse.

In order to recover the signal clock pulse with which the threshold decision element is triggered, conventional clock circuits with phase-locked loops, so-called PLL circuits (phase-locked loop), can be used. However, with

very intense distortions, which arise for example with a high PMD, the following problem occurs: the signal clock pulse, which is regenerated with conventional clock circuits, has an intense phase fluctuation whose magnitude is a function of the signal distortion. Therefore, with intense signal distortions, usually the clock circuit must be enlarged further by additional phase shifters, which are incorporated as adaptive regulators into the clock pulse path in order to compensate for phase fluctuations.

In contrast, the method according to the invention, as well as the regenerative filter according to the invention, has the advantage that echo delays between slow and fast signal components over a number of time pulses can be equalized. Furthermore, distortions from different sources, such as PMD (polarization mode dispersion) and chromatic dispersion, which occur at the same time, can likewise be reduced. To that end, at least four threshold decision elements are advantageously connected in parallel, wherein the outputs are united by way of at least one multiplexer and the switching of the multiplexers is carried out by way of at least one feedback loop. It is furthermore possible to adapt the thresholds to the changes of the dispersion behavior of the transmission fiber by way of an external unit, without the threshold adjustment having to follow a time-critical regeneration.

The object of recovering the signal clock pulse is attained by means of an equalizing circuit, which is equipped with a clock circuit according to the invention, which, by means of comparing the input signal to a predeterminable threshold, detects the rising or

falling edge of the input signal and which regenerates the signal clock pulse by means of synchronization with this edge.

Advantageous improvements and updates of the method and the regenerative filter disclosed in the independent claims are possible by means of the measures taken in the dependent claims.

It is particularly advantageous that the regeneration of the output signals of the delay circuit is carried out with the data clock pulse c while the adjustment of the decision elements by way of a processor unit can occur more slowly.

It is furthermore advantageous that the slower adjustment of the thresholds takes place based on measurement values which are determined by an external detection of the output signal and are transmitted to a processor unit for evaluation.

It is furthermore advantageous that the delay unit is comprised of a master-slave D flip-flop and a subsequent latch flip-flop. As a result, a reliable detection of the signal state is achieved in the first feedback loop, while a rapid regeneration can take place in the second feedback loop.

The delay unit can be advantageously realized as a shift register with a logic unit.

A regenerative filter is advantageously used in a combination circuit, wherein the regenerative filter

is connected in parallel either with single-mode, multiple linear filters or with other regenerative filters. It is advantageous that decision element thresholds are embodied as both constant and adjustable.

For a further equalization of the signals, series connecting an analog filter turns out to be an advantage, wherein this filter can be designed as an adaptive filter. For an optimal signal equalization, filter combinations can be used in which regenerative filters having two threshold decision elements cooperate with linear, adaptive, or non-adaptive filters, as well as with regenerative filters according to the invention having at least four threshold decision elements.

The signal clock pulse recovery in the equalizing circuit can be embodied in a particularly advantageous way by virtue of the fact that the clock circuit is provided with a first circuit that compares the input signal to the predeterminable threshold in order to limit the amplitude of the input signal to a value range predetermined by the threshold, and detects the rising or falling edge of the amplitude-limited input signal within a predeterminable time window in order to generate output pulses (FP) of uniform duration. The edges are detected, for example, by scanning at different times and by comparing these scanned values. The edge detection is particularly simple and reliable due to the amplitude limiting.

It is particularly advantageous if the clock circuit also includes a second circuit that follows the first

circuit and regenerates the signal clock pulse from the output pulses by synchronizing with its edges. Therefore, a phase-locked loop (PLL) or a filter is additionally connected subsequently in order to further stabilize the edge detection.

In addition, it is advantageous if the first circuit is an edge-triggered mono-flop with a dead time element that delays the amplitude-limited input signal by the duration that determines the magnitude of the time window and is smaller than approximately half the bit duration of the input signal, with an inverter stage that inverts the time-delayed input signal, and with an AND gate that logically links the amplitude-limited input signal and the inverted, time-delayed input signal to each other in order to generate the output pulses. By means of these simple measures, a time window is set by way of the amplitude-limited signal in order to assure that even with particularly intense signal distortion, only the rising (positive) edge or only the falling (negative) edge is detected.

Another advantage is produced if the second circuit, which is preferably a phase-locked loop (PLL), synchronizes itself to the rising edge of the output pulses. As a result, a stabilized detection of the positive edge is achieved, i.e. the edge that is not distorted by echo components in the signal.

It is also particularly advantageous if in addition to the clock circuit, the equalizing circuit is equipped

with a detector circuit which, in order to change the threshold of the at least one cyclical threshold decision element containing the regenerative filter, compares the output signal of the filter to the input signal delayed by the filter passage time and from this, derives a signal quality of the equalized output signal, which determines the threshold. The equalizing circuit thus additionally contains a circuit that adjusts the filter as a function of the signal quality. Since the clock circuit supplies a stable signal clock pulse, this circuit can be simply designed; in particular, no adaptation means are required in order to compensate for phase fluctuations. In particular, an eye detector is suitable as the circuit, which detector determines the eye diagram of the equalized output signal and generates a voltage that changes in accordance with the eye opening and indicates the signal quality.

Exemplary embodiments of the invention are represented in the drawings and will be explained in more detail in the subsequent description.

- Fig. 1 shows a circuit with four decision elements,
- Fig. 2 shows a circuit with more than four decision elements,
- Fig. 3 shows a filter combination,
- Fig. 4 shows an enlarged filter combination, and
- Fig. 5 shows a measurement of filter results.
- Fig. 6 shows the block circuit diagram of an equalizing circuit for an optical receiver;
- Fig. 7 shows the layout of a clock circuit for this equalizing circuit, and
- Fig. 8 shows a regenerative filter for this equalizing circuit.

Fig. 1 shows four threshold decision elements 2, which are connected to one another in parallel and are connected on the input end to the input signal 1. The threshold decision elements 2 have other inputs for the thresholds $U_{1...4}$ as well as for the data clock pulse c . The outputs of pairs of threshold decision elements 2 are input to respective multiplexers 4. The output of the first multiplexer stage 4 is connected to one of the inputs of another multiplexer stage 4'. The output of this multiplexer 4' is provided to the input of a D flip-flop 7, whose Q output is connected to the input of a latch flip-flop 8. The \bar{Q} output of the D flip-flop 7 is fed back into the multiplexer 4' of the second stage. The output Q of the latch flip-flop 8 furnishes the reconstructed output signal 11. The \bar{Q} output of the latch flip-flop 8 is fed back into the first multiplexer stage 4 by way of the feedback loop 10.

The input signal is distorted due to dispersion effects. As can be seen, for example, from Fig. 5, the input signal has a stepped structure since polarization components of the signal are transported both quickly and slowly by way of the optical fiber. The stepped input signal at the optoelectronic converter is plotted here, for example, for a propagation time difference of 1.5 periods as well as a uniform intensity distribution between the different polarization modes.

The input signal is divided up between the four threshold decision elements 2. Each threshold decision

element 2 has an individual threshold U_{14} . The adjustment of this threshold takes place by way of a digital processor unit 12, which evaluates the measurement results 13 of an external measurement. The evaluation of the eye diagram of the output signal 11 can serve as an external measurement. An adaptation of the threshold U_{14} is calculated from the measured eye opening. Depending on the threshold, the outputs of the threshold decision elements supply output signals 1 or 0, which are provided to in the first multiplexer stage. A signal travels to the master-slave D flip-flop 7 by way of the second multiplexer stage 4'. This master-slave flip-flop delays the arriving signal by one data clock pulse. Since this is a master-slave flip-flop, the storage of the signal is very reliable and the time delay between the input signal and the output signal is exactly one data clock pulse. As long as the clock pulse is 1, the input information is read into the master. The output state remains unchanged since the slave is blocked. If the clock pulse goes to 0, the master is blocked and in this manner, the state which existed immediately before the negative clock pulse edge is frozen in place. At the same time, the slave is released and the state of the master is transmitted to the output. There is no clock cycle state in which the input data act directly on the output. Therefore, a flip-flop of this kind is used for a reliable detection and independent evaluation of the input signal. For the time-critical feedback loop 10, a transparent flip-flop 8 is used, which switches the first multiplexer stage 4 without a further delay. The use of a latch flip-flop is necessary in an embodiment with two feedback loops since the second

loop 10 is very time-critical. A circuit of this kind with four threshold decision elements can optimally compensate for signal delays between the two polarization modes of a bit of 0 ps up to approximately 200 ps at 10 Gbit/s. The thresholds of the threshold decision elements 2 are first optimally adjusted based on measurements and can be re-regulated by way of the digital processor unit 12 if the dispersion behavior of the fiber changes over time.

Fig. 2 shows an exemplary embodiment in which the input signal 1 is divided up between more than four decision elements 2. The number of the decision elements is a function of the type of distortion. The decision elements each in turn have a threshold input U_1 to U_n , which is externally regulated by a digital processor 12. The outputs of the decision elements 2 are provided to a multiplexer 4, which is switched by a logic unit 5. The logic unit 5 evaluates the outputs of individual flip-flops 7 of the delay logic 6 in order to switch the multiplexer 4. The output signal 11 is present at the output of the shift register. In this embodiment, the regeneration of the time-delayed output signals of the flip-flop to the multiplexer is no longer time-critical so that normal master-slave versions can be used here. Fig. 3 shows the parallel connection of a regenerative filter 14 according to the invention to for example linear filters 15. The input signal 1 is comprised of the signal components of both polarization modes S_+ and S_- . The two signal branches are united at a switch 18, which is thrown by a changeover pulse 17. The quality of the

output signal 11 is determined by an external detection 13. An adjustable delay unit 16 is provided for compensating for propagation time differences in the two signal branches.

Fig. 4 indicates the parallel connection of a number of regenerative and/or linear filters. Delay elements 16 adapt the signal propagation times of the signal branches to each other so that after a changeover at the switch 18, the signal continues synchronously.

Fig. 5 shows an exemplary signal a), which forms distortions b) due to dispersion effects. After passing through the regenerative filter according to the invention, the original signal c) is recovered.

The equalizing circuit ADEQ schematically represented in Fig. 6 has a regenerative filter 14, which receives the input signal 1 and supplies the output signal 11. In addition, the equalizing circuit has a clock circuit A, which recovers the signal clock pulse C from the input signal 1 in order to supply it to the clock pulse input of the regenerative filter 14. Furthermore, the equalizing circuit includes a detector circuit 13 with two inputs to which the input signal 1 to be equalized and the equalized output signal 11 are supplied and this detector circuit 13 generates an output voltage Ueye, which indicates the signal quality of the equalized output signal 11.

Moreover, the equalizing circuit includes a control circuit 12, which follows the detector circuit 13 and

generates control signals from the voltage Ueye, in particular thresholds SET, in order to adjust the filter parameters of the regenerative filter 14.

The clock circuit A includes a first circuit MFLP that compares the input signal 1 to a predeterminable threshold Us and generates the output pulses FP. In addition, the clock circuit A includes a second circuit PLL that follows the first circuit and generates the signal clock pulse C from the output pulses FP by synchronizing with its edges. The design and operation of the clock circuit A will be further addressed below in conjunction with Fig. 7.

The detector circuit 13 shown in Fig. 6 includes a comparator DIFF, which compares the input signal 1 to the output signal 11 and generates a difference signal. At the input of the comparator, the input signal 1 is delayed by the lag introduced by the delay filter T14 by means of a dead time element in order to provide the input signal to the comparator at the same time as the output signal 11. In addition, the detector circuit 13 includes an eye detector ED that is connected after the comparator and from the difference signal, generates the voltage Ueye that indicates the signal quality of the output signal 11. To that end, the eye detector ED includes an input amplifier AGC and a subsequent multiplexer MULT that corresponds to a mixing stage. The voltage Ueye is generated through the amplification of the difference signal in the amplifier AGC (automatic gain control) and the subsequent processing in the mixing stage MULT. The peak-to-peak voltage of the eye opening is kept constant in the

mixing stage. This voltage depicts the so-called eye opening, which represents a measure for the quality of the output signal 11. From this voltage U_{eye} , filter parameters, in particular thresholds SET, are generated in the subsequent control circuit 12, which adaptively adjust the regenerative filter 14.

Fig. 6 shows that the regenerative filter 14 is triggered by the following signals: first, by the signal clock pulse C that is regenerated by the clock circuit A according to the invention and second, by the thresholds SET that are generated by means of the eye detector circuit in order to adjust the filter parameters. Both measures can be employed independently of each other in order to improve the operation of the regenerative filter. This means that in the first place, the equalizing circuit can be improved solely by means of the clock circuit in such a way that a phase-locked, stable clock pulse is generated and that in the second place, the equalizing circuit can be improved solely by means of the detector circuit in such a way that the regenerative filter is adaptively adjusted as a function of the signal quality. However, it is particularly advantageous to employ both measures together because this achieves the fact that the filter 14 is already triggered by a stabilized signal clock pulse C and consequently delivers a phase-stabilized output signal 11, which in turn can be more easily processed in the eye detector circuit ED. Since the output signal 11 is stabilized, no signal processing steps are required for phase compensation inside the eye detector evaluation circuit 12,

which signal processing steps would have to compensate for phase fluctuations in the output signal.

Before the design of the regenerative filter 14 is described in more detail in conjunction with Fig. 8, first Fig. 7 will be described, which shows the schematic layout of the comparator MFLP of the clock circuit A according to the invention:

Fig. 7 shows the first circuit MFLP of the clock circuit A, which recovers output pulses FP with a uniform duration T_M from the input signal 1. This first circuit has the function of an edge-triggered mono-flop and at the input, contains a comparator or a Schmitt trigger, which compares the input signal 1 to a threshold U_s . This comparator is followed by an AND logic gate that has an inverted input and a non-inverted input. The output voltage of the comparator is conveyed directly to the non-inverted input and indirectly to the inverted input by way of a dead time (delay) element T_m . Then the output pulses FP with the uniform duration T_M appear at the output of the AND gate. These output pulses FP are then conveyed to the second circuit of the clock circuit A, which is not represented in Fig. 2 (see PLL in Fig. 6).

The operation of the edge-triggered mono-flop MFLP shown in Fig. 7 is as follows:

By means of comparing the input signal 1 to the threshold U_s inside the comparator, the input signal 1 is first amplitude limited so that in the event of a logical "0", a minimal voltage U_{min} is set and in the event of a

logical "1", a maximal voltage U_{max} is set. If a Schmitt trigger is employed, then an output signal is generated whose level fluctuates between "0" and "1" (binary value range). The threshold U_s is selected so that it is approximately one fourth to one third the amplitude of the input signal 1. This achieves the fact that a positive edge is detected as soon as the signal course of the input signal 1 abruptly increases (see Fig. 5) and as long as no distortions can occur due to echo components. Therefore the comparator generates an amplitude-limited signal 1' at its output, and this signal changes abruptly between U_{min} and U_{max} , wherein its positive edge to a large extent corresponds precisely to the positive (rising) edge of the input signal 1. It is also possible to detect the falling edge, i.e. the negative edge. However, it is advantageous to detect the positive edge since this is not yet distorted by means of echo components (also see Fig. 5).

In the subsequent logic circuit, the amplitude-limited input signal 1' is processed further into the output pulses FP. The switching of the AND gate with the dead time (delay) element T_m achieves the fact that the amplitude-limited input signal 1' is subjected to a time window function, wherein the positive edge is maintained and the later signal components are extracted. Therefore, the output signal of the AND gate is comprised of output pulses FP with the same width T_m . These output pulses could already be used as a signal clock pulse for triggering the regenerative filter; they should, however, be additionally stabilized in the second circuit

by means of a subsequent synchronization stage or by means of a subsequent filter (see PLL in Fig. 6).

Fig. 8 shows the schematic layout of the regenerative filter 14, which produces the equalized output signal 11 from the distorted input signal 1 and which is triggered by the signal clock pulse C as well as being adaptively adjusted by the filter parameters SET. A circuit with only one cyclical threshold decision element can be used as a regenerative filter. Preferably, though, at least two threshold decision elements are used, precisely four in this exemplary embodiment.

Fig. 8 shows four threshold decision elements 2, which are connected in parallel to one another and on the input end, are connected to the input signal 1. The threshold decision elements 2 have other inputs for the thresholds SET (which are divided into the voltages U_1 , U_2 , U_3 , and U_4) and for the signal data clock pulse C. The outputs of the threshold decision elements 2 are respectively provided to a multiplexer 4 in pairs. The outputs of the first multiplexer stage 4 are connected to the inputs of another multiplexer stage 4'. The output of this multiplexer 4' is provided to the input of a D flip-flop, whose Q output is connected to the input of a latch flip-flop. The inverted \bar{Q} output of the D flip-flop is fed back into the multiplexer 4' of the second stage. The output Q of the latch flip-flop furnishes the reconstructed output signal 11. The inverted \bar{Q} output of the latch flip-flop is fed back into the first multiplexer stage 4 by way of the feedback loop 10.

The input signal 1 is split and provided to each of the four threshold decision elements 2. Each threshold decision element 2 has an individual threshold (the voltages $U_{1,4}$). The adjustment of these thresholds SET takes place by way of a digital processor unit 12, which evaluates the eye opening (voltage U_{eye}) at the output of the detector circuit 13 (see Fig. 1). An adaptation of the thresholds $U_{1,4}$ is thus calculated from the measured eye opening and by means of its change. Depending on the threshold, the outputs of the threshold decision elements 2 supply logical signals "1" or "0", which are present in the first multiplexer stage 4. From the second multiplexer stage 4', a Q output signal is provided to the D flip-flop, which is used as a master-slave flip-flop and delays the arriving signal by one data clock pulse.

Since this is a master-slave flip-flop, the storage of the signal is very reliable and the time delay between the input signal and the output signal is exactly one data clock pulse. As long as the clock pulse is at logical "1", the input information is read into the master. The output state remains unchanged since the slave is blocked. If the clock pulse goes to logical "0", the master is blocked and in this manner, the state which existed immediately before the negative clock pulse edge is frozen in place. At the same time, the slave is released and the state of the master is transmitted to the output. There is no clock cycle state in which the input data act directly on the output. Therefore, a flip-flop of this kind is used for a reliable detection and independent evaluation of the input signal.

A master-slave flip-flop or a rapid latch flip-flop, i.e. a transparent flip-flop, can be used for the time-critical feedback loop, which switches the first multiplexer stage 4 without a further delay. The use of the latch flip-flop is necessary in an embodiment with two feedback loops since the second loop is very time-critical. A circuit of this kind, with four threshold decision elements can optimally compensate for signal delays between the two polarization modes of a bit from 0 to approximately 200 ps at 10 Gbit/s.

The thresholds SET of the threshold decision element 2 are first optimally adjusted based on measurements and variations of the threshold, and can subsequently be re-regulated by way of the processor unit 12 if the dispersion behavior of the fiber changes over time.

The invention has been described in the example of an optical receiver, however it can also be used in receivers for non-optical signals, particularly in receivers for digital wide-band networks in which signals are transmitted via wires or in a wireless manner.

Abstract

A method and a regenerative filter for equalizing digital signals is proposed, wherein the signals are formed with threshold decision elements, multiplexers, and a delay unit 6, which regenerates a delayed signal for switching the multiplexer, wherein an input signal 1 passes in parallel through at least 4 threshold decision elements 2 and the output signals 3 of the threshold decision elements 2 are connected by at least one multiplexer 4 to the delay unit 6 and the delay unit 6 is comprised of at least two delay stages, whose delayed signals 9, 10 switch the at least one multiplexer 4.

(Fig. 1)




Fig. 1




Fig. 2




Fig. 3




Fig. 4






Fig. 45



ADEQ

Fig. 46



MFLP

Fig. 27




Fig. 23